




**FIG 4**




**FIG 7**



**FIG 5**



**FIG 6**






Fig. 2.



FIG 8




FIG 9

MOST SIMPLE STRUCTURE

- DON'T PATTERN BOTTOM T.C.
- USE TOP T.C. AS PIN ETCH MASK




FIG 10

ADD TOP T.C. AFTER INSULATOR,  
SLIGHTLY LARGER APERTURE




FIG 11

PATTERN BOTTOM T.C. -  
REDUCE CAPACITANCES




FIG. 12




Fig. 13





Fig. 14




Fig. 15

3/25/00

Fig. 16













Fig. 17



BOTTOM METAL CONTACT MAY BE USED TO TIE TOGETHER ENTIRE ARRAY










Fig. 27




Fig. 28




Fig. 29





Fig. 30




Fig 31




Fig 32




Fig 34





Fig 35

NOTE: ALTERNATIVE CONFIGURATION HAS 3 TOP CONTACTS (NO COMMON); MAY BE PREFERABLE FOR HIGH-SPD. SWITCHING. (PERHAPS EVEN FORM HOLE THROUGH PIN SUBSTRATE & BOND LAYER TO VASEL TOP CONTACT).




Fig. 36




Fig. 37

3/28/00

COLLAPSE LAYERS TO PROVIDE SHORTEST  
VCSEL → FIBER PATH (no optics!)




Fig. 38

.. SUCH A PACKAGE WOULD ALLOW LOW-COST, DIRECT COUPLING  
IN A FIBER CONNECTOR (VCSEL APERTURE  $\leq 25\mu\text{m}$  AND MULTIMODE  
FIBER CORE  $\approx 50-62.5\mu\text{m}$ ; VCSEL BEAM DIVERGENCE  $\leq 20^\circ$ , AND  
PIN LAYER IS THIN).




Fig. 39



Fig. 40




Fig. 41




Fig. 42

